

# ADC Canberra-8701 Multichannel Analyzer

**Author:** [Gerd Hochweller](#)

## **1 GENERAL REMARKS**

1.1 DATA FILES FOR PROGRAMMABLE LOGIC

## **2 IP CONNECTOR (JIP)**

## **3 ADC CONNECTOR (JADC)**

## **4 IP ADDRESSES**

4.1 CONTROL BITS

4.2 STATUS BITS (MEMA OR MEMB)

4.3 ADC REGISTER

## **5 IP MODULE ID PROM**

## **6 REVISION HISTORY**

## 1 General Remarks

- The module is a single-size IP Module (8 MHz)
- Power consumption: ~ ? A @ 5 V.

The module is used to control and readout a Model 8701 ADC ([Canberra Industries](#)) via an IP-Bus Carrier Board.

The Model 8701 is a 100 MHz Wilkinson ADC with 8192 channels of resolution. The IP Module provides the logic and the memory to establish a multichannel analyzer with 8192 channels and 32 bits for each channel.

The memory is divided into two parts (MEMA and MEMB), each of those can hold 8192 channels (32 bits each). While the ADC fills one memory part the other one may be accessed via the IP bus. If the same memory part which is used by the ADC is accessed via the IP bus at the same time there is a very small chance that an error occurs (the dual port memory does not allow to access the same memory location from both ports at the same time).

In test mode the three ADC control signals (READY\*, INB\*, ACCEPT\*) are under software control and are not handled by the hardware.

The actual revision of the board can be found in word 6 of the ID PROM. The latest revision is **1**.

### 1.1 Data Files for Programmable Logic

The latest versions of the data for the programmable logic chips can be found in the following files:

	Chip	Position
<a href="#">fpga logic</a>	ACTEL 17E256	U1

## 2 IP Connector (JIP)

The JIP is a standard 50 pin (2\*25) connector (e.g. AMP 173279-3). The signals written in *italic* are for reference only and will not be used on this module.

<b>Pin</b>	<b>Signal</b>	<b>Pin</b>	<b>Signal</b>
<b>1</b>	GND	<b>2</b>	CLK
<b>3</b>	RESET*	<b>4</b>	D0
<b>5</b>	D1	<b>6</b>	D2
<b>7</b>	D3	<b>8</b>	D4
<b>9</b>	D5	<b>10</b>	D6
<b>11</b>	D7	<b>12</b>	D8
<b>13</b>	D9	<b>14</b>	D10
<b>15</b>	D11	<b>16</b>	D12
<b>17</b>	D13	<b>18</b>	D14
<b>19</b>	D15	<b>20</b>	<i>BS0*</i>
<b>21</b>	<i>BS1*</i>	<b>22</b>	-12V
<b>23</b>	+12V	<b>24</b>	+5V
<b>25</b>	GND	<b>26</b>	GND
<b>27</b>	+5V	<b>28</b>	R/W*
<b>29</b>	IDSel*	<b>30</b>	<i>DMAReq0*</i>
<b>31</b>	MemSel*	<b>32</b>	<i>DMAReq1*</i>
<b>33</b>	<i>IntSel*</i>	<b>34</b>	<i>DMAAck*</i>
<b>35</b>	IOSel*	<b>36</b>	<i>reserved</i>
<b>37</b>	A1	<b>38</b>	<i>DMAEnd*</i>
<b>39</b>	A2	<b>40</b>	<i>Error*</i>
<b>41</b>	A3	<b>42</b>	<i>IntReq0*</i>
<b>43</b>	A4	<b>44</b>	<i>IntReq1*</i>
<b>45</b>	A5	<b>46</b>	<i>Strobe*</i>
<b>47</b>	A6	<b>48</b>	<i>Ack*</i>
<b>49</b>	<i>reserved</i>	<b>50</b>	GND

### 3 ADC Connector (JADC)

The JADC is a standard 50 pin (2\*25) connector (e.g. AMP 173279-3). The signals written in *italic* are for reference only and will not be used on this module.

Pin	Signal	Pin	Signal
1	GND	2	ACCEPT*
3	GND	4	ENDATA*
5	GND	6	<i>CDT</i> *
7	GND	8	ENC*
9	GND	10	READY*
11	GND	12	INB*
13	<i>reserved</i>	14	ADC00*
15	ADC07*	16	ADC01*
17	ADC08*	18	ADC02*
19	ADC09*	20	ADC03*
21	ADC10*	22	ADC04*
23	ADC11*	24	ADC05*
25	ADC12*	26	ADC06*
27	<i>reserved</i>	28	<i>reserved</i>
29	<i>BF</i> *	30	VGAIN
31	<i>BLLD</i>	32	VZERO
33	<i>BCB</i> *	34	<i>reserved</i>
35		36	
37		38	
39		40	
41		42	
43		44	
45		46	
47		48	
49		50	

## 4 IP Addresses

VME address					
15	14-7 6 5 4 3 2 1 0	+X'..'	READ	WRITE	BITS
IOA	. . . . 0 0 0	00	control bits	control bits	3
IOA	. . . . 0 1 0	02	MEMA status	reset MEMA status	4/0
IOA	. . . . 1 0 0	04	MEMB status	reset MEMB status	4/0
IOA	. . . . 1 1 0	06	ADC register	ADC register	15
MEA	0 x x x x x x 0 0		MEMA low order	MEMA low order	16
MEA	0 x x x x x x 1 0		MEMA high order	MEMA high order	16
MEA	1 x x x x x x 0 0		MEMB low order	MEMB low order	16
MEA	1 x x x x x x 1 0		MEMB high order	MEMB high order	16

**IOA:** VME base address IP IO access (bits > 6)

**MEA:** VME base address IP memory access (bits > 15)

**'x':** used bits

**'..':** don't care (not decoded)

### 4.1 Control Bits

BIT	READ	WRITE
X'0001'	Memory Select	Memory Select
X'0002'	RUN	RUN
X'0004'	Test Mode	Test Mode

**Memory Select:** 0: use MEMA

1: use MEMB

**RUN:** 0: disable ADC

1: enable ADC

**Test Mode:** 0: normal mode

1: test mode

The 'Memory Select' and 'Test Mode' bits are valid only if the 'RUN' bit is switched on.

## 4.2 Status Bits (**MEMA** or **MEMB**)

BIT	READ	WRITE
X'0001'	memory in use by ADC	---
X'0002'	memory in use by ADC (test mode)	---
X'0004'	memory contains data	---
X'0008'	invalid data detected	---

The 'memory contains data' and 'invalid data detected' bits are latches. They are cleared if the 'RUN' bit is switched on, i.e. 'invalid data detected' means that at least one invalid data value has been detected during the run.

## 4.3 ADC register

BIT	READ	WRITE
X'1FFF'...X'0000'	ADC data	---
X'2000'	data invalid (INB*)	---
X'4000'	data available (READY*)	---
X'8000'	0	data accepted (ACCEPT*)

## 5 IP Module ID Prom

The ID prom supports the first 16 words of the standard data format I.

WORD	
0	"I"
1	"P"
2	"A"
3	"C"
4	1
5	2
6	Revision
7	0
8	0
9	0
10	16
11	0
12	"F"
13	"E"
14	"A"
15	" "

## 6 Revision History

- **15-Oct-98:** minor changes (manual only)
- **10-Nov-98:** high and low order data address corrected (revision: **1**)