## ZEUS Luminosity Monitor Backplane

Author: Gerd Hochweller, Peter Gasiorek

- 1 GENERAL REMARKS
- 2 BACKPLANE PIN ASSIGNMENTS

## 1 General Remarks

- The backplane (board number DESY-FEA 7254) has been especially designed for the ZEUS Luminosity Monitor Crate.
- It is used as an additional backplane on top of the standard VME64 P2 backplane (HARTING connectors).
- The backplane is connected to the VME slots 6 ... 21.

## 2 Backplane Pin Assignments

Of the connector row 'b' only the standard 'VCC' and 'GND' pins are connected to the backplane.

The clock signal 'HC1/HC1\*' is connected to slots 8...11 (terminated with 100  $\Omega$  at slot 11). The clock signal 'HC2/HC2\*' is connected to slots 12...15 (terminated with 100  $\Omega$  at slot 15). The clock signal 'HC3/HC3\*' is connected to slots 16...18 (terminated with 100  $\Omega$  at slot 18). The clock signal 'HC4/HC4\*' is connected to slots 19...21 (terminated with 100  $\Omega$  at slot 21).

'T' is a standard termination (330  $\Omega$  against VCC and 470  $\Omega$  against GND) and used for the signals 'TRG00' ... 'TRG15', 'RSV0', 'RSV1' at both ends (slots 6 and 21) 'BCN0', 'ACCEPT', 'BANK' at one end only (slot 21). All other lines are not terminated on the backplane.

The signals 'SUM8/SUM8\*' ... 'SUM21/SUM21\*' must be terminatd (27  $\Omega$ ) on the trigger board. The signal 'NOBUF\*' is an open collector TTL signal and must have a pullup on the trigger board.

The current usage of the signals 'TRG00' ... 'TRG15' is the following:

TRG00: GFLT (First Level Trigger Event Flag)

TRG01: INCA (increment Ram Address)

TRG02: MRES (Module Reset)

TRG03: n.u

TRG15: n.u.

	slots 6 + 7						slot 8					slot 21					
		Z		а	С	d	Z	а	С	d	•••	Z		а		С	С
1	Т	TRG00		HC1			TRG00	HC1				TRG00	T	HC4			
2		GND		HC1*			GND	HC1*				GND		HC4*			
3	Т	TRG01		HC2	SUM21	VLD21*	TRG01					TRG01	Т				
4		GND		HC2*	SUM21*		GND					GND					
5	Т	TRG02		HC3	SUM20	VLD20*	TRG02					TRG02	Т				
6		GND		HC3*	SUM20*		GND					GND					
7	Т	TRG03		HC4	SUM19	VLD19*	TRG03					TRG03	T				
8		GND		HC4*	SUM19*		GND					GND					
9	Т	TRG04		GND	SUM18	VLD18*	TRG04	GND				TRG04	T	GND			
10		GND		BCN0	SUM18*		GND	BCN0				GND		BCN0	Т		
11	Т	TRG05		GND	SUM17	VLD17*	TRG05	GND				TRG05	T	GND			
12		GND		ACCEPT	SUM17*		GND	ACCEPT				GND		ACCEPT	Т		
13	Т	TRG06		GND	SUM16	VLD16*	TRG06	GND				TRG06	Т	GND			
14		GND		BANK	SUM16*		GND	BANK				GND		BANK	Т		
15	Т	TRG07		GND	SUM15	VLD15*	TRG07	GND				TRG07	۲	GND			
16		GND		NOBUF*	SUM15*		GND	NOBUF*				GND		NOBUF*			
17	Т	TRG08		GND	SUM14	VLD14*	TRG08	GND				TRG08	Т	GND			
18		GND	Т	RSV0	SUM14*		GND	RSV0				GND		RSV0	Т		
19	Т	TRG09		GND	SUM13	VLD13*	TRG09	GND				TRG09	Т	GND			
20		GND	Т	RSV1	SUM13*		GND	RSV1				GND		RSV1	T		
21	Т	TRG10		GND	SUM12	VLD12*	TRG10	GND				TRG10	T	GND			
22		GND			SUM12*		GND					GND					
23	Т	TRG11			SUM11	VLD11*	TRG11					TRG11	Т				
24		GND			SUM11*		GND					GND					
25	Т	TRG12			SUM10	VLD10*	TRG12					TRG12	Т				
26		GND			SUM10*		GND					GND					
27	Т	TRG13			SUM9	VLD9*	TRG13					TRG13	Т				
28		GND			SUM9*		GND					GND					
29	Т	TRG14			SUM8	VLD8*	TRG14		SUM8	VLD8*		TRG14	T			SUM21	VLD21*
30		GND			SUM8*		GND		SUM8*			GND				SUM21*	
31	Т	TRG15					TRG15					TRG15	T				
32		GND					GND					GND					